Madsen, Jan
Jan Madsen
Scot Madsen, Jan
VIAF ID: 34790482 (Personal)
Permalink: http://viaf.org/viaf/34790482
Preferred Forms
- 100 0 _ ‡a Jan Madsen
- 200 _ | ‡a Madsen ‡b Jan
-
- 100 1 _ ‡a Madsen, Jan
- 100 1 _ ‡a Madsen, Jan
- 100 1 _ ‡a Madsen, Jan
-
-
-
- 100 1 _ ‡a Madsen, Jan
-
4xx's: Alternate Name Forms (5)
Works
Title | Sources |
---|---|
Biochips: The integrated circuit of biology | |
Cell Culture Microfluidic Biochips: Experimental Throughput Maximization | |
COSMOS: A System-Level Modelling and Simulation Framework for Coprocessor-Coupled Reconfigurable Systems | |
Critical path driven cosynthesis for heterogeneous target architectures | |
D-VASim: an interactive virtual laboratory environment for the simulation and analysis of genetic circuits. | |
Dansk litteraturhistorisk bibliografi : 1979 | |
Delay estimation for CMOS functional cells | |
Design, automation, and test in Europe, c2008: | |
Editorial: Selected Papers from NORCHIP '06 | |
eDNA: A Bio-Inspired Reconfigurable Hardware Cell Architecture Supporting Self-organisation and Self-healing | |
Embedded system synthesis under memory constraints | |
Energy Harvesting - Wireless Sensor Networks for Indoors Applications Using IEEE 802.11 | |
Energy/reliability trade-offs in fault-tolerant event-triggered distributed embedded systems | |
Evolvable Smartphone-Based Platforms for Point-of-Care In-Vitro Diagnostics Applications | |
Exploration of a digital audio processing platform using a compositional system level performance estimation framework | |
Expressing Coarse-Grain Dependencies Among Tasks in Shared Memory Programs | |
Extending Lifetime of Wireless Sensor Networks using Forward Error Correction | |
Fault-Tolerant Digital Microfluidic Biochips : Compilation and Synthesis | |
Functional Testing of Wireless Sensor Node Designs | |
Genetic Design Automation : A Practical Approach for the Analysis, Verification and Synthesis of Genetic Logic Circuits | |
Giving my best | |
The importance of interfaces: a HW/SW codesign case study | |
Integrating communication protocol selection with partitioning in hardware/software codesign | |
Integration of the self-healing eDNA architecture in a liquid crystal waveguide-based Fourier Transform Spectrometer | |
Introduction | |
Lovechild | |
MDM: A Mode Diagram Modeling Framework | |
Microfluidic Very Large Scale Integration (VLSI) : Modeling, Simulation, Testing, Compilation and Physical Synthesis | |
Models and formal verification of multiprocessor system-on-chips | |
MT-ADRES: multi-threading on coarse-grained reconfigurable architecture | |
Multi-ASIP platform synthesis for real-time applications | |
A Network Traffic Generator Model for Fast Network-on-Chip Simulation | |
A new approach to optimal cell synthesis | |
Norwegian issue. | |
Optimal register allocation by augmented left-edge algorithm on arbitrary control-flow structures | |
Oversikt og beslutningsstøtte i trygdeetaten (ARGUS) | |
PACE: a dynamic programming algorithm for hardware/software partitioning | |
Paper-Based Digital Microfluidic Chip for Multiple Electrochemical Assay Operated by a Wireless Portable Control System | |
Paper-based sensors for rapid detection of virulence factor produced by Pseudomonas aeruginosa | |
A Reactive and Cycle-True IP Emulator for MPSoC Exploration | |
Redundancy optimization for error recovery in digital microfluidic biochips | |
Report on DATE 2018 in Dresden, Germany | |
Scheduling and Fluid Routing for Flow-Based Microfluidic Laboratories-on-a-Chip | |
A service based component model for composing and exploring MPSoC platforms | |
A service based estimation method for MPSoC performance modelling | |
A Smart Mobile Lab-on-Chip-Based Medical Diagnostics System Architecture Designed for Evolvability | |
Smartphone-based biosensing platform evolution: Implementation of electrochemical analysis capabilities | |
Sows’ activity classification device using acceleration data – A resource constrained approach | |
Spor 7 | |
Strejftog | |
Synthesis of on-chip control circuits for mVLSI biochips | |
System-level modeling and synthesis of flow-based microfluidic biochips | |
System-level Modeling of Wireless Integrated Sensor Networks | |
System-Level Sensitivity Analysis of SiNW-bioFET-Based Biosensing Using Lock-In Amplification | |
System-level synthesis of multi-ASIP platforms using an uncertainty model | |
Taming Living Logic Using Formal Methods | |
Task Mapping and Bandwidth Reservation for Mixed Hard/Soft Fault-Tolerant Embedded Systems | |
Test-driven modeling of embedded systems | |
Towards behavioral synthesis of asynchronous circuits - an implementation template targeting syntax directed compilation | |
Volume management for fault-tolerant continuous-flow microfluidics | |
Waste-aware fluid volume assignment for flow-based microfluidic biochips | |
ভূমিকা |