Peng, Zebo.
VIAF ID: 167175142 ( Personal )
Permalink: http://viaf.org/viaf/167175142
Preferred Forms
- 100 1 _ ‡a Peng, Zebo
- 100 1 _ ‡a Peng, Zebo
-
-
-
- 100 1 _ ‡a Peng, Zebo
- 100 1 0 ‡a Peng, Zebo
-
-
-
4xx's: Alternate Name Forms (4)
Works
Title | Sources |
---|---|
Analysis and synthesis of distributed real-time embedded systems. by Paul Pop,... Petru Eles,... and Zebo Peng,.... | |
CAMAD : a unifed data path/control synthesis environment | |
Construction of asynchronous concurrent systems from their behavioural specifications | |
Design of clocking schemes in high-level synthesis | |
A formal methodology for automated synthesis of VLSI systems | |
A horizontal optimization algorithm for data path/control synthesis | |
Let's design asynchronous VLSI systems | |
Microprogramming implementation of timed Petri nets | |
A multi-level optimization strategy for behavior-entry synthesis | |
Naming services in a distributed computer architecture | |
Parallelism extraction from sequential programs for VLSI applications | |
Proceedings of the 1st International Workshop on Design, Test and Applications, Dubrovnik, June 8 - 10, 1998. | |
Real-time applications with stochastic task execution times : analysis and optimisation | |
Semantics of a parallel computation model and its applications in digital hardware design | |
Steps towards the formalization of designing VLSI systems | |
System-level test and validation of hardware/software systems, c2005: | |
System synthesis with VHDL, 1998: | |
Test generation for digital systems at functional level | |
Testability analysis in a VLSI high-level synthesis system | |
Testability measure with reconvergent fanout analysis and its applications | |
A unified approach to design representation and synthesis of VLSI systems |